

Notice of References Cited	Application/Control No. 10/073,190	Applicant(s)/Patent Under Reexamination NG, KENNETH Y.	
	Examiner Chat C. Do	Art Unit 2124	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,308,195	10-2001	Hirase et al.	708/708
	B	US-6,684,236	01-2004	Farnbach, William A.	708/628
	C	US-6,301,599	10-2001	Chehrazi et al.	708/628
	D	US-6,535,902	03-2003	Goto, Gensuke	708/629
	E	US-6,721,774	04-2004	Lee et al.	708/629
	F	US-5,818,743	10-1998	Lee et al.	708/628
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Cooper, Parallel architecture modified Booth multiplier, 1988, IEEE Proceedings, Vol. 135, No. 3, pages 125-128.
	V	Rafael Fried, Minimizing energy dissipation in high-speed multipliers, 1997, ACM, pages 214-219.
	W	Alexander et al., Design and implementation of a 16 by 16 low-power two's complement multiplier, 2000, IEEE International Symposium on Circuits and Systems, pages 345-348.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.